## Part 01: Proposal and Overview

# Dual Modulus Prescaler Using Current Mode Logic 

Goals
-2.5 GHz Operation
-8/9 Dual Modulus
$\bullet 0.18$ uM BSIM 3 Model


FIGURE 4.1: 8/9 Dual-Modulus Prescaler System.


FIGURE 4.2: Timing diagram explanation of pulse-swallow operation.

## D Flip Flop Schematic



FIGURE 4.6: Optimized D flip-flop

## Merged NOR for faster circuits

Dummy transistors to match differential signal path


FIGURE 4.13: Flip-Flop3 with dummy devices to maintain signal symmetry.

## Synthesizer Block Diagram



Figure 1: Block Diagram for $\mathbf{2 4} \mathbf{~ G H z}$ Frequency Synthesizer

## Part 02: Initial Efforts

-LTSPICE with MOSIS 180nM SPICE model

## D Latch Schematic



## D Flip Flop Schematic



CML D Flip Flop Voltages

- Latch Out
-D FET Out
-D FET Source
- Input 500MHz
- Tail Gate V
- Tail Drain V



## Latch Current Switching



Current from Clk- alternates flow through latch transistors

NOTE: 2 clock cycles required for valid data to show up on D flip flop output divider circuit

## CML Gate Examples



AND/NAND/OR/NOR


2:1 MUX


Figure 2.3c : MCML Gate Examples

## Logic Implementation Example

$$
\begin{gathered}
\mathrm{F}=\mathrm{A}\left[\mathrm{BC}+\mathrm{B}^{\prime} \mathrm{D}+\mathrm{CD}\right]+\mathrm{A}^{\prime}\left[\mathrm{B}^{\prime} \mathrm{D}+\mathrm{BC}^{\prime}\right] \\
\mathrm{F}=\mathrm{A}\left[\mathrm{~B}(\mathrm{C}+\mathrm{CD})+\mathrm{B}^{\prime}(\mathrm{D}+\mathrm{CD})\right]+\mathrm{A}^{\prime}\left[\mathrm{B}\left(\mathrm{C}^{\prime}\right)+\mathrm{B}^{\prime}(\mathrm{D})\right] \\
\mathrm{F}=\mathrm{A}\left\{\mathrm{~B}(\mathrm{C})+\mathrm{B}^{\prime}(\mathrm{D})\right]+\mathrm{A}\left[\mathrm{~B}\left(\mathrm{C}^{\prime}\right)+\mathrm{B}^{\prime}(\mathrm{D})\right]
\end{gathered}
$$

The BDD for this expression is shown in figure 2.3a and the implementation of the pull down network is shown in figure 2.3 b .


Figure 2.3a: Binary Decision Diagram for F


Figure 2.3b : MCML Pull Down Network for F

## And Nand Or Nor Topology Design



## Part03: Analysis of CML Bias / Design / Logic Levels

## -Differential pair input range

If both $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ operate in weak inversion, the relationship between the differential output current and the differential input voltage is

$$
\begin{equation*}
\frac{I_{O D}}{I_{T}}=\frac{I_{1}-I_{2}}{I_{T}}=\tanh \left(\frac{V_{I D}}{2 n \phi_{t}}\right) . \tag{7.5.5}
\end{equation*}
$$

Formula (7.5.5) shows that the differential output current does not change significantly if the differential input voltage is greater than $4 n \phi_{t}$, for any inversion level, as can be seen in Figure 7.17 for $I_{T} / I_{S}<1$ and in Figure 7.18, where $I_{1}, I_{2}$, and the difference between them are plotted.


The dc transfer characteristics of the differential pair in weak inversion.

## Strong Inversion Diff Pair Input Range

On the other hand, the differential output current in strong inversion is

$$
\frac{I_{O D}}{I_{T}}=\left\{\begin{array}{l}
\frac{V_{I D}}{n \phi_{I} \sqrt{I_{T} / I_{S}}} \sqrt{2-\left(\frac{V_{I D}}{n \phi_{i} \sqrt{I_{T} / I_{S}}}\right)^{2}} \text { for } \frac{\left|V_{I D}\right|}{n \phi_{i} \sqrt{I_{T} / I_{S}}} \leq 1,  \tag{7.5.6}\\
1 \text { for } \frac{V_{I D}}{n \phi_{t} \sqrt{I_{T} / I_{S}}}>1, \\
-1 \text { for } \frac{V_{I D}}{n \phi_{t} \sqrt{I_{T} / I_{S}}}<-1 .
\end{array}\right.
$$

The output current saturates $\left(\left|I_{O D}\right|=I_{T}\right)$ for $\left|V_{I D}\right| \geq n \phi_{i} \sqrt{I_{T} / I_{S}}$.
From Page 253 Galup/Schneider

$$
n \phi_{t} \sqrt{\frac{I_{\text {tail }}}{I_{\text {Specific }}}}
$$

## High Diff Pair Common Mode of Output



## Common Mode Limits

-Assume transistors to be in saturation under all conditions
-Lower differential pair - Upper limit on common mode


## Common Mode Limits

Lower differential pair - Upper limit on common mode
$V_{S 3}=V_{C M m 3}-V_{G S 3}$
$V_{M 3 \text { sat }}=V_{G S 3}-V_{T 3}$
$V_{G S 3}=V_{M 3 \text { sat }}+V_{T 3}$
$V_{S 3}=V_{C M m 3}-\left(V_{M 3 s a t}+V_{T 3}\right)$
Thus the maximum value of M10 drain is
$V_{S 3}=V_{C M m 3}-V_{M 3 \text { sat }}-V_{T 3}$
Which means
$V_{C M m 10} \leq V_{S 3}+V_{T 10}=V_{C M m 3}-V_{M 3 s a t}-V_{T 3}+V_{T 10}$
Assuming :
$V_{T 3}=\sim V_{T 1}$
Then :
$V_{C M m 10} \leq V_{C M m 3}-V_{M 3 s a t}$

## Common Mode Limits: Bottom Pair

Lower differential pair - lower limit on common mode

$$
V_{C M}>V_{D S s a t M 11}+V_{D S s a t M 10}+V_{T 10}
$$

Putting it all together we can see the common mode of the lower pair can not be the same as the upper pair
$V_{D S s a m 11}+V_{D S s a M 10}+V_{T 10} \leq V_{C M m 10} \leq V_{C M m 3}-V_{M 3 \text { sat }}$

Thus when driving the lower differential pair a level shifter is required.

## Output Swing Limit



## Part 3A: Hand Design: Things we need

- Signal FETs L - Minimum length for maximum speed
- Signal FETs W - Simple low frequency analysis using interface criteria
- Current Source FET - L, W
- Tail Current - Assume a nominal value and optimize performance
- Swing
- Load Resistance


## Hand Design Swing, Signal FET W \& L

- As previously cover swing should be on the order of Vt
- Choose 0.6V
- Calculate required width of signal FET using inversion level required to have full current drive + gate over drive
- Use gate over drive of 0.300 V to insure adequate input drive.
- Thus Vid=~0.300V

$$
\begin{aligned}
& V_{I D}=n \phi_{t} \sqrt{\frac{I_{\text {tail }}}{I_{\text {Specific }}}} \\
& 0.300=1.6 * 0.025 \sqrt{\frac{100 u \mathrm{Amp}}{I_{\text {Specific }}}} \\
& I_{\text {Specific }}=3.7 u \mathrm{Amp}
\end{aligned}
$$

Since Ispecific of unit width $=1 u M$ is $\sim 2 u A m p$ use $W=2 u M$
(See Appendix 1 for extraction of MOSFET parameters $V t$, Ispecific and $n$ the slope factor

## Hand Design: Output == Input

Gate Output
Gate Input


Resistive Loads $\quad V_{\text {Swing }}=0.6$

$$
\begin{aligned}
& I_{\text {Tail }}=100 \mathrm{uAmp} \\
& R_{\text {Load }}=6 \mathrm{kOhm}
\end{aligned}
$$

## Hand Design: Current Source Tail MOSFET

-Assume tail Vds $=0.350 \mathrm{~V}$ well into saturation region
-Assume Ltail $=10 \times$ Lmin for the tail impedance to be large compared to signal FET

$$
\begin{aligned}
& L_{\text {Tail }}=0.65 u M \\
& V_{D S}=0.350 \mathrm{Volts}
\end{aligned}
$$

To be safe assume onset of saturation to be at $V_{\text {Sat }}=0.250 \mathrm{Volts}$

$$
\begin{aligned}
& V_{\text {Sat }}=\phi_{T}\left(3+\sqrt{1+i_{f}}\right) \\
& i_{f}=\left(\frac{V_{\text {Sat }}}{\phi_{T}}-3\right)^{2}-1 \\
& i_{f}=\left(\frac{0.250}{0.025}-3\right)^{2}-1=48 \\
& i_{f}=48=\frac{I_{\text {Tail }}}{I_{\text {Specific - Tail }}}=\frac{100 u A}{I_{\text {Specific -Tail }}} \\
& I_{\text {Specific -Tail }}=2 u A=\frac{W_{\text {Tail }}}{L_{\text {Tail }}} I_{\text {Square }} \quad \text { From previous calculations }: I_{\text {Square }}=0.13 u A \\
& 2 u A=\frac{W_{\text {Tail }}}{0.65 u M} 0.13 u A \\
& W_{\text {Tail }}=10 u M
\end{aligned}
$$

## Hand Design MOSFET Summary

- Signal FET Width = 2 uM
- Signal FET Length=0.065uM ( Minimum )
- Tail FET Width = 10uM
- Tail FET Length=0.66uM

Increasing Tail FET width \& Length will probably more than this will probably run against increasing capacitance and not provide more benefit.

## Part 04: Simulation: D Flip Flop in IBM 65nm

- MOSIS: IBM-Fishkill 65nm SPICE FILE


## D Flip Flop Optimization



# Optimization Parameters 

.include 65nm_IBM.lib
.tran 040 n 00.1 n
.param Vswing=0.6
.param Itail=100u
.param Rload=\{Vswing/Itail\}
.param Wt=2u
.param Wm=2u
.param Wtail=10.0u
.param Ltail $=.65 \mathrm{u}$
*.step param Vswing 0.5 0:6 0.1

## Slow 200MHz Waveforms to see the transients



- Minimum time to start divider is 1 rising + 1 falling edge
-The glitches are at clock cross over where there is a tail current spike
$\bullet$-Vswing=0.6V
- Fin= 200 MHz


## Operation At 2.5 GHz



- Vswing $=0.8 \mathrm{~V}$
- Fin=2.5GHz
-Divider start up takes more time clock cycles than 200 MHz .
-Startup does not appear to be affected by swing once above a certain level


## D Flip Flop Optimization

- Power is independent of frequency
- Power is independent of swing
- Power consumption = Vdd * Itail * NumTails
- Output waveform had better rise time for lower swing
- However did not work when used with higher assembly
- Changes in signal MOSFET widths resulted in small changes in rise time
- Going to $\mathrm{Wt}=\mathrm{Wm}=1 \mathrm{u}$ might be slightly better.
- Much narrower or much wider resulted in worse rise times
- Works over -40 to +80 C


## Part 5: Block Build Up



Modulus = 8/9 Prescaler (See Ref 5 )
-2/3 Prescaler
-D Flip Flop in /2 configuration
-3 input OR gate

## Sub-block: Modulus 2/3 Prescaler


-D Flip Flop in /2 configuration with merged AND gate

- 2 input OR gate


## Sub-block: Modulus 2/3 Prescaler - Schematic



A twist in line pair $==$ Signal Negation
Once twisted the gate input negation can be thought of as transparent

(rase a NAND gate is transformed into an OR gate
Input $=$ Low $\Rightarrow$ Modulus $=2$
Input $=$ High $\Rightarrow$ Modulus $=3$
-AND gate is merged into FF3 sub block
-3 input OR gate is not merged

## D Flip Flop with Merged AND gate



## Block : 3 Input OR gate



## Block : 2 Input OR gate



## Modulus = 8/9 Prescaler Schematic



## 8/9 Prescaler with MOD=9



- Input Frequency $=2500 \mathrm{MHz}$


## 8/9 Prescaler with MOD=8



- Input Frequency $=2500 \mathrm{MHz}$


## Input Differential Amplifier

-Diff Amp with MOSFET differential amplifiers -BiCMOS would be much better according to the papers. To square up the input signal requires too many stages with MOSFETs -Same current tail MOSFET dimensions were tried but did not work well. Simulation suggested a much smaller set of dimensions
-You need at least 2 stages to get a nice flat top and bottom. This is because the 3.3 V rail gives good limiting. With signal inversion both top and bottom of signal end up flattened.


## CML to CMOS Converter


-Same MOSFET dimensions for differential pair and level shifters - same reasoning.
-Requires level shifters on the diff pair input float the source and drain voltages down to accommodate the input of the CMOS inverter
-1 ${ }^{\text {st }}$ Inverter is not fully driven and a second stage is required
-Rload=7.5

- Itail=400uAmp - higher current required to get the drop without increasing R too much


## Behavioral Schematic



## Behavioral Simulation


-Traces: Prescaler Out, Modulus Control, Fin=2500MHz

- Prescaler feeds /2 counter that controls the modulus input of the prescaler -Division ratio thus alternates between /8 and /9 for each pulse out of the prescaler -Works good at this frequency


## Operational Envelope

-Frequency Limit: 5 GHz @ 25 deg $\mathrm{C}=>$ dual modulus stops working
-4GHz worst case over -40 to +80 deg C
-Input signal magnitude: 50 mV pp @ 25 deg C

- Supply Voltage over -40 to +80 deg C
- Minimum=3V
- Maximum=3.5V
-Power consumption = Vdd * Itail $*$ NumTails $=5 \mathrm{~mW}$ total
-Temperature Range: -40 to 110 deg $C$ with
- Vpp-in=0.2V
-nom Vdd
- $\operatorname{Fin}=2500 \mathrm{MHz}$


## Appendix 01

NMOS Specific Current of $\mathrm{W}=1 \mathrm{uM}, \mathrm{L}=\mathrm{Lmin}$ MOSFET


- Ispecific $=2$ uAmp
- Vt=0.650
- $\mathrm{N}=1.6 \quad$ slope factor

Curves are: Vgate, Idrain, gm/Id

## Appendix 02: Early Voltage



## Signal FET: W=2uM, L=Lmin



With Vdrain 0.350 V or greater Rdrain $=\sim 13 \mathrm{kOhm}$

## Tail FET: W=10uM, L=10*Lmin



Rdrain=85kOhm @ 0.350 V

## References

1. High-Speed CMOS Dual-Modulus Prescalers for Frequency Synthesis by Ranganathan Desikachari
2. An Analysis of MOS Current Mode Logic for Low Power and High Performance Digital Logic by Jason Musicer
3. Video: lecture 6 - Current mode logic - Basic circuit design Nagendra Krishnapura - IIT Madras
4. CMOS Analog Design Using All Region MOSFET Modeling : Page 253, 254 (Galup \& Schneider ) - Diff pair input range
5. Frequency Dividers - Professor Jri Lee
6. Design of a 5.8 GHz Multi-Modulus - Prescaler Vidar Myklebust
