It appears that its key feature is reconfigurability without losing data.  This would allow a partial calculation to be performed then FPGA reconfigured then another stage of calculation.

Research Links

 


0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *