It appears that its key feature is reconfigurability without losing data. This would allow a partial calculation to be performed then FPGA reconfigured then another stage of calculation.
Research Links
It appears that its key feature is reconfigurability without losing data. This would allow a partial calculation to be performed then FPGA reconfigured then another stage of calculation.
Research Links